ABSTRACT
INTRODUCTION
Algorithms' Complexity is regarded as one of the significant measurement, which is appearing along the recent past. Although, there is a rapid development in the algorithmic devices, which involve a computer system as one of their examples; complexity is still occupying a major role in computer design, if it is thought to be oriented towards the hardware or software view [1, 2] . The development of IC technology and design has been characterized by Moore's Law during the past fifty years. Moore's Law states that the transistor count on a chip would double every two years [3, 4] ; applying Moore's law in the design of the microprocessors makes it more complicated and more expensive. To fit more transistors on a chip, the size of the chip must be increasing and/or the size of the transistors must be decreasing. As the feature size on the chip goes down, the number of transistors rises and the design complexity also rises.
Microprocessor design has been developed by taking into consideration the following characteristics: performance, speed, design time, design complexity, feature size, die area and others. These characteristics are generally interdependent. Increasing the number of transistors raises the die size, the speed and the performance of a microprocessor; more transistors, more clock cycles. Decreasing the feature size increases the transistor count, the design complexity and the power dissipation [5, 6] .
HARDWARE COMPLEXITY MEASUREMENT
Hardware complexity measurement is used to scale the number of elements, which are compounded, along any selected level of hardware processing. Any selected level, includes all the involved structures of hardware appearing beyond a specific apparatus. The hardware complexity measurement id defined as:
where, E is the multitude of the elements emerging in a hierarchal structural diagram.
In order to illustrate when a processor level is selected (see Figure.1 ), the apparatus complexity measure (ACM) would be defined by the amount of the beyond registers, ALU and the Control Unit. Figure. 1.View of a CPU complexity Level, [7] .
For the given example of Figure. 1: ACM = | E | = 6. So, the increasing of the number of elements at any processor level increases the hardware complexity of that level.
PHYSICAL LIMITATION OF INCREASING THE NUMBER OF TRANSISTORS
Increasing the number of transistors will be limited due to several limitations, such as increasing the density, the die size, decreasing the feature size, the voltage [8, 9, 10] .
Since the surface area of a transistor determines the transistor count per square millimeter of silicon, the transistors density increases quadratically with a linear decrease in feature size [11] . The increase in transistor performance is more complicated. As the feature sizes shrink, devices shrink quadratically in the horizontal and vertical dimensions. A reduction in operating voltage to maintain correct operation and reliability of the transistor is required in the vertical dimension shrink. This combination of scaling factors leads to a complex interrelationship between the transistor performance and the process feature size.
Due to the shrinking of the pixel size and the increasing of the density, the hardware complexity raises. If the pixel size shrinks double and the density increases double every two years according to Moore's Law, the physical limitation will definitely appear in few years, which means that it will be very difficult to apply Moore's Law in the future. Some studies have shown that physical limitations could be reached by 2018 [12] or 2020-2022 [13, 14, 15, 16] .
Applying Moore's Law by doubling the number of transistors every two years increases the speed and performance of the processor and causes increasing the processor's hardware complexity (see Table 1 ), which will be limited after a few years [17, 18, 19, 20] . 
INCREASING THE DIE SIZE
This article suggests, as a solution for avoiding the physical limitations mentioned above, a new approach of constructing a chip with die size that contains free spaces for allowing to apply the Moore's Law for a few years by doubling the number of transistors on a chip without touching the voltage, the feature size and the density, in this case only the hardware complexity will be raised.
Let us assume a microprocessor (let's say X) has the following specifications: date of introduction -2015, one-layer crystal square of transistors, transistor count (number of transistors) -3 billion, pixel size (feature size) -0.038 micron, die size (area) -2400 mm2: for transistors -600 mm2 and free space -1800 mm2 (see Figure. 2). for transistors -1200 mm 2 and free space -1200 mm 2 and so on. When the number of transistors would occupied all the free space, the architects can decrease the feature size and increase the density without touching the die size (see Table 3 ). As shown in the table above, several measures of microprocessors technology, such as hardware complexity can be changed (increased) during few years, while the others can be fixed.
CONCLUSION
The problem of applying Moore's law in microprocessor technology as much as possible is still topical research field although it has been studied by the research community for many decades.
The main objective of this article is to find a suitable solution for avoiding physical limitation in manufacturing of microprocessors technology and applying Moore's Law for a long time.
As mentioned above, the physical limitations could be reached by 2018 or 2022. Applying the new approach in microprocessor technology will delay the physical limitation for few more years, because it doubles the transistor count every two years based on Moore's Law, with increasing the die size and the hardware complexity, without decreasing of the feature size and increasing of the density.
